

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

	1			•
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/739,860	12/18/2000	Dale E. Hocevar	TI-30128	4202
23494 7.	590 08/20/2004		EXAMINER	
TEXAS INSTRUMENTS INCORPORATED			WARE, CICELY Q	
	D BOX 655474, M/S 3999 ALLAS. TX 75265		ART UNIT	PAPER NUMBER
Diedrio, III 70200			2634	
			DATE MAILED: 08/20/2004	4 . 7

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
,	09/739,860	HOCEVAR ET AL.				
Office Action Summary	Examiner	Art Unit				
•	Cicely Ware	2634				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	ely filed will be considered timely. the mailing date of this communication. (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 23 Ju	ine 2004.					
2a)⊠ This action is FINAL . 2b)☐ This	This action is FINAL . 2b) This action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ☐ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-10 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner 10) The drawing(s) filed on 23 June 2004 is/are: a) Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction of the original	☑ accepted or b)☐ objected to I drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Dat 5) Notice of Informal Pa 6) Other:					

Art Unit: 2634

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Andoh (US Patent 6,259,749) in view of MUJTABA (US Patent Application 2002/0010895 A1) in further view of Stein et al. (US Patent 6,094,465).
- (1) With regard to claim 1, Andoh discloses a state metric update including a state metric memory (Fig. 6 (14a, 14b)) and a cascaded Add/Compare/Select (ACS) unit, wherein the cascaded ACS unit comprises a plurality of serially coupled ACS stages for performing a plurality of ACS operations in conjunction with the state metric memory, wherein an ACS stage is operable to identify a plurality of path decisions and communicate the identified path decisions to a next ACS stage coupled thereto (Fig. 3 (30, 41, 42, 43), col. 1, lines 10-22). However Andoh does not disclose a traceback unit for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions, and wherein an ACS data path is widened to receive a Yamamoto quality flag for determining whether an encoded frame contains an error or for use in subsequent quality processing.

Art Unit: 2634

However MUJTABA discloses an area-efficient convolutional decoder comprising: wherein an ACS data path is widened to receive a Yamamoto quality flag for determining whether an encoded frame contains an error or for use in subsequent quality processing (abstract, Pg. 1, col. 2, lines 24-38, Pg. 2, col. 2, lines 13-63, Fig. 5 (16), Pg. 4, 10-38, Fig. 8 (75), Fig. 9).

It is well known in the art that a Yamamoto quality flag is also expressed as a Yamamoto bit.

Therefore it would have been obvious to one of ordinary skill in the art to modify Andoh to incorporate wherein an ACS data path is widened to receive a Yamamoto quality flag for determining whether an encoded frame contains an error or for use in subsequent quality processing. The traceback unit is used along the optimal path to extract the corresponding input bits and the Yamamoto bit serves to indicate the robustness of the path elimination process in the ACS engine (MUJTABA Pg. 1, col. 2, lines 31-32, Pg. 4, col. 1, lines 13-15).

However Andoh in combination with MUJTABA do not disclose a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions.

However Stein et al. discloses a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions (col. 8, lines 28-31, col. 12, lines 34-40, col. 13, 1-12, 18).

Art Unit: 2634

Therefore it would have been obvious to one of ordinary skill in the art to modify the inventions of Andoh in combination with MUJTABA to incorporate a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions in order to obtain a diverging information sequence by changing only this finite number of output bits in the path from which it diverges (Stein et al., col. 12, lines 34-37).

- (2) With regard to claim 2, claim 2 inherits all the limitations of claim 1. MUJTABA further discloses the decoder system further including a widened state metric memory for processing the Yamamoto quality flag from the widened ACS data path (Pg. 4, col. 1, lines 11-15, col. 2, lines 63-67, Pg. 5, col. 1, lines 1-5, 9-21).
- (3) With regard to claim 3, inherits all the limitations of claims 1 and 2. Stein et al. further discloses the Yamamoto quality flag is determined by comparing a path difference to a predetermined threshold (col. 8, lines 59-62, col. 12, lines 24-25, 28-29, col. 13, lines 1-12).
- (4) With regard to claim 4, claim 4 inherits all the limitations of claim 1. MUJTABA further discloses wherein at least one of the ACS stages is padded to enable traceback operations on data frames having differing sizes (Pg. 5, col. 1, lines 26-64, col. 2, lines 2-11, 15-41).
- (5) With regard to claim 5, claim 4 inherits all the limitations of claim 4. MUJTABA further discloses wherein the at least one ACS stages is padded via a modified ACS operation (Fig. 13, Pg. 2, col. 2, lines 42-48).

Art Unit: 2634

(6) With regard to claim 6, claim 6 inherits all the limitations of claim 5. MUJTABA further discloses wherein the modified ACS operation comprises forcing a selection of a top butterfly node so that traceback may occur from a desired state of zero (Fig. 13, Pg. 1, col. 2, lines 1-7, Pg. 2, col. 2, lines 42-48).

- (7) With regard to claim 7, claim 7 inherits all the limitations of claim 5. MUJTABA further discloses wherein the modified ACS operation comprises forcing selection of a top and bottom butterfly node so that traceback may occur form any desired state (Fig. 14).
- (8) With regard to claim 8, claim 8 inherits all the limitations of claim 5. MUJTABA further discloses wherein the modified ACS operation comprises forcing a new state metric value equal to a prior state metric value so that state metric values are preserved a the end of the data frame (Pg. 1, col. 1, lines 53-67, col. 2, lines 1-7).
- (9) With regard to claim 9, claim 9 inherits all the limitations of claim 5. MUJTABA further discloses wherein the modified ACS operation is communicated to the at least one ACS stages via a code associated with a branch metric for the at least one ACS stage (Pg. 2, col. 1, lines 64-67, col. 2, lines 1-21).
- (10) With regard to claim 10, claim 10 inherits all the limitations of claim 5.

 MUJTABA further discloses wherein the modified ACS operation is communicated to the at least one ACS stages via a signal associated with the decoder system (Fig. 8 (72, 75), Fig. 9 (80)).

Art Unit: 2634

3. Claims 11-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over MUJTABA (US Patent Application 2002/0010895 A1) in view of Katsuragawa et al. (US Patent 5,907,586) in further view of Stein et al. (US Patent 6,094,465)

(1) With regard to claim 11, MUJTABA discloses an area-efficient convolutional decoder system comprising: a state metric update unit including a state metric memory and a cascaded Add/Compare/Select (ACS) unit, wherein the cascaded ACS unit comprises a plurality of serially coupled ACS stages for performing a plurality of ACS operations in conjunction with the state metric memory (Fig. 7A, 7C, Pg. 2, col. 1, lines 13-21, 40-45), wherein the path decisions associated with the ACS stage and the next ACS stage are accumulated as a set during the ACS operations before being written to the traceback memory, thereby minimizing accesses to the traceback memory (Pg. 2, col. 2, lines 42-63). However MUJTABA does not disclose a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions, wherein an ACS stage is operable to identify a plurality of path differences and communicated the identified path differences to a next ACS stage coupled thereto; and wherein the path differences associated with the ACS stage and the next ACS stage provide a reliability estimation of the correctness of the path decisions.

However Katsuragawa et al. discloses a channel condition estimating method wherein an ACS stage is operable to identify a plurality of path differences and communicated the identified path differences to a next ACS stage coupled thereto; and

Art Unit: 2634

wherein the path differences associated with the ACS stage and the next ACS stage provide a reliability estimation of the correctness of the path decisions (col. 2, lines 59-61, col. 4, lines 21-24, col. 15, lines 65-67, col. 16, lines 1-37, 64-67, col. 17, lines 1-5).

Therefore it would have been obvious to one of ordinary skill in the art to modify MUJTABA to incorporate wherein an ACS stage is operable to identify a plurality of path differences and communicated the identified path differences to a next ACS stage coupled thereto; and wherein the path differences associated with the ACS stage and the next ACS stage provide a reliability estimation of the correctness of the path decisions in order to reduce the error frequency of signal decision with more accurate indexes for channel condition estimation (Katsuragawa et al., col. 3, lines 54-59).

However MUJTABA in combination with Katsuragawa et al. do not disclose a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions.

However Stein et al. discloses a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on the set of accumulated path decisions (col. 8, lines 28-31, col. 12, lines 34-40, col. 13, 1-12, 18).

Therefore it would have been obvious to one of ordinary skill in the art to modify the inventions of MUJTABA in combination with Katsuragawa et al. to incorporate a traceback unit including a partial pretraceback for storing a set of accumulated path decisions in a trace back memory associated therewith and performing a traceback on

Art Unit: 2634

the set of accumulated path decisions in order to obtain a diverging information sequence by changing only this finite number of output bits in the path from which it diverges (Stein et al., col. 12, lines 34-37).

- (2) With regard to claim 12, claim 12 inherits all the limitations of claim 11.

 Katsuragawa et al. further discloses wherein the ACS stage is operable to identify the path decisions by utilizing the path differences (col. 16, lines 1-39, col. 17, lines 1-5).
- (3) With regard to claim 13, claim 13 inherits all the limitations of claim 11.

 Katsuragawa et al. further discloses wherein the identified path differences are accumulated as a set by forwarding the identified path differences from the ACS stage to the next ACS stage during ACS operations (col. 15, lines 65-67, col. 16, lines 1-37).
- (4) With regard to claim 14, claim 14 inherits all the limitations of claim 13. Katsuragawa et al. further discloses wherein the identified path differences are accumulated as a set by widening an ACS data path to receive the identified path differences form the ACS stage and forwarding the identified path differences to the next ACS stage (Fig. 1, Fig. 5A (110, 120), col. 2, lines 9-18, col. 15, line 67, col. 16, lines 1-3).
- (5) With regard to claim 15, claim 15 inherits all the limitations of claim 14. Katsuragawa et al. further discloses wherein the accumulated set of path differences are routed form the ACS stage into a path selection circuit within the next ACS stage (col. 15, lines 65-67, col. 16, lines 1-37).
- (6) With regard to claim 16, claim 16 inherits all the limitations of claim 15.

 Katsuragawa et al. further discloses wherein the path selection circuit is operable to

Art Unit: 2634

accumulate the identified path differences by combining the identified path differences from the ACS stage with identified path differences from the next ACS stage (Fig. 7, col. 15, lines 65-67, col. 16, lines 1-37).

- (7) With regard to claim 17, claim 17 inherits all the limitations of claim 16.

 Katsuragawa et al. further discloses wherein the combined identified path differences are maintained in the widened ACS data path (col. 2, lines 9-18, col. 15, line 67, col. 16, lines 1-3).
- (8) With regard to claim 18, claim 18 inherits all the limitations of claim 15.

 Katsuragawa et al. further discloses wherein the path selection circuit further comprises at least on multiplexer for selecting and routing identified path differences to the next ACS stage, and at least on appending circuit for combining path differences from the ACS stage with the identified path differences from the next ACS stage (col. 17, lines 12-65).
- (9) With regard to claim 19, claim 19 inherits all the limitations of claim 11. Katsuragawa et al. further discloses wherein the path differences and path decisions are stored in memory, wherein an address portion associated with the path difference relates to an address portion associated with the path decisions, wherein the associated address portion of the path differences are utilized to retrieve the path decisions stored in memory (Fig. 7 (460, 490, 480), Fig. 11, col. 17, lines 1-11, col. 20, lines 28-39, 65-67, col. 21, lines 1-10).
- (10) With regard to claim 20, claim 20 inherits all the limitations of claim 11.

 Katsuragawa et al. further discloses wherein the path differences and path decisions

Art Unit: 2634

are stored in memory, wherein an address portion associated with the path difference relates to an address portion associated with the path decisions, wherein the associated address portion of the path decision are utilized to retrieve the path differences stored in memory (Fig. 7 (460, 490, 480), Fig. 11, col. 17, lines 1-11, col. 20, lines 28-39, 65-67, col. 21, lines 1-10).

Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cicely Ware whose telephone number is 703-305-8326.

The examiner can normally be reached on Monday – Friday, 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Stephen Chin can be reached on 703-305-4714. The fax phone numbers

Art Unit: 2634

for the organization where this application or proceeding is assigned are 703-872-9314 for regular communications and 703-872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

Cicely Ware

cqw August 6, 2004

STEPHEN CHIN
SUPERVISORY PATENT EXAMINE:
TECHNOLOGY CENTER 2600